Regviz

Espressif Systems /ESP32-S3 /SENSITIVE /CACHE_MMU_ACCESS_1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_MMU_ACCESS_1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/SENSITIVE/CACHE_MMU_ACCESS_1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRO_MMU_RD_ACS)PRO_MMU_RD_ACS 0 (PRO_MMU_WR_ACS)PRO_MMU_WR_ACS

Description

Cache MMU configuration register 1.

Fields

PRO_MMU_RD_ACS

Set 1 to enable read access MMU memory.
PRO_MMU_WR_ACS

Set 1 to enable write access MMU memory.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data